=> IFW: Scan as Doc Code: SRNT <= Doc Date:

TC 3700 Inventor Search Program

See attached inventor searches for applications and/or patents to help resolve questions of overlapping subject matter. These searches are provided as an initial examination aid: examiners should perform updated or expanded PALM or EAST inventors searches as appropriate.

Serial Number:

10/707,896

1.) See <u>attached</u> printout of inventors listed in PALM

2.) See <u>attached</u> EAST Inventor Search Printout shows Inventor search terms



PALM INTRANET

Day: Thursday Date: 4/6/2006 Time: 11:57:51

Inventor Information for 10/707896

Inventor Name	City	State/Country
GAMBINO, JEFFREY P.	WESTFORD	VERMONT
GAMBINO, JEFFREY P.	WESTFORD	VERMONT
MOTSIFF, WILLIAM T.	ESSEX JUNCTION	VERMONT
MOTSIFF, WILLIAM T.	ESSEX JUNCTION	VERMONT
WALTON, ERICK G.	UNDERHILL	VERMONT
WALTON, ERICK G.	UNDERHILL	VERMONT
Appln Info Contents Petition Info	Atty/Agent Info Continuity Data	Foreign Data Inventors

Search Another: Application# Search or Patent# Search

PCT / Search or PG PUBS # Search

Attorney Docket # Search

Bar Code # Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

US 20060063373 A1	20060323	METHOD OF FABRICATING COPPER DAMASCENE AND DUAL DAMASCENE INTERCONNECT WIRING	438/622		Gambino; Jeffi P. et al.
US 20060057835 A1	20060316	AIR-GAP INSULATED INTERCONNECTIONS	438/619	438/622	Anderson; Bre A. et al.
US 20060057831 A1	20060316	WIRE BOND PADS	438/612	438/613; 438/614	Daubenspeck; Timothy H. et
US 20060057822 A1	20060316	CHIP DICING	438/463		Daubenspeck; Timothy H. et
US 20060027930 A1	20060209	COPPER ALLOY VIA BOTTOM LINER	257/762		Edelstein; Dan C. et al.
US 20060027929 A1	20060209	Exposed pore sealing post patterning	257/758	257/632; 257/642; 257/760	Cooney; Edwa C. III et al.
US 20060024877 A1	20060202	High performance embedded dram technology with strained silicon	438/202		Mandelman; JackA et al.
US 20060022866 A1	20060202	Vehicle obstacle warning radar	342/194	342/126; 342/175; 342/70	Walton; Eric K al.
US 20060016861 A1	20060126	Damascene patterning of barrier layer metal for C4 solder bumps	228/180.21	228/180.22; 29/840	Daubenspeck; Timothy H. et
US 20060012513 A1	20060119		342/195	342/135; 342/145; 342/159; 342/189	Walton; Eric K
US 20060010794 A1	20060119	Sidelobe controlled radio transmission region in metallic panel	52/204.5		Walton; Eric K al.
US 20050280152 A1	20051222	INTERLAYER CONNECTOR FOR PREVENTING DELAMINATION OF SEMICONDUCTOR DEVICE AND METHODS OF FORMING SAME	257/750	257/758; 257/773; 257/774	Fitzsimmons, J A. et al.

US 20050266698	20051201	EXPOSED PORE SEALING POST	438/765		Cooney, Edwa C. III et al.
A1 US	20051103	PATTERNING METHOD AND	438/781		Cooney, Edwa
20050245098 A1		APPARATUS FOR SELECTIVELY ALTERING DIELECTRIC		,	C. III et al.
		PROPERTIES OF LOCALIZED SEMICONDUCTOR DEVICE REGIONS			:
US 20050245068 A1	20051103	Dual damascene interconnect structures having different materials for line and via conductors	438/625	438/631; 438/638	Gambino, Jeffi et al.
US 20050242439 A1	20051103	METHOD AND STRUCTURE FOR CONNECTING GROUND/POWER NETWORKS TO PREVENT CHARGE DAMAGE IN SILICON ON INSULATOR	257/758		DeVries, Kenn L. et al.
US 20050227449 A1	20051013	METHOD FOR MANUFACTURING SELF-COMPENSATING RESISTORS WITHIN AN INTEGRATED CIRCUIT	438/384		Murphy, Willi Joseph et al.
US 20050167838 A1	20050804	DEVICE AND METHODOLOGY FOR REDUCING EFFECTIVE DIELECTRIC CONSTANT IN SEMICONDUCTOR DEVICES	257/758	257/760; 257/E21.035; 257/E21.257; 438/622; 438/637	Edelstein, Dan C. et al.
US 20050160575 A1	20050728	INTEGRATION OF HIGH PERFORMANCE COPPER INDUCTORS WITH BOND PADS	29/602.1	257/E21.022; 29/846; 29/852	Gambino, Jeffi P. et al.
US 20050156278 A1	20050721	Metal-insulator-metal capacitor and method of fabrication	257/532	257/762; 257/E21.009; 257/E21.021; 257/E21.584	Coolbaugh, Douglas D. et
US 20050153505	20050714	SACRIFICIAL INORGANIC POLYMER	438/233		Gambino, Jeffi P. et al.

Al	T	INTERMETAL			
7		DIELECTRIC			
		DAMASCENE WIRE			
	-	AND VIA LINER			
US	20050526	Roughened bonding pad	438/617		Fitzsimmons, J
20050112861		and bonding wire surfaces			A. et al.
A1		for low pressure wire			
		bonding			
US	20050512	Triple damascene fuse	438/601	257/529;	Daubenspeck,
20050101114				257/E23.149;	Timothy H. et
A1				257/E23.167;	
				438/132	
US	20050512	Apparatus and method for	228/4.5		Edelstein, Dan
20050098605		low pressure wirebond			C. et al.
A1					
US	20050505	STRUCTURE AND	257/529	257/E23.15;	Badami, Dines
20050093091		PROGRAMMING OF		438/333	et al.
Al		LASER FUSE			
US	20050421	Self-locking wire bond	228/180.5	228/4.5	Fitzsimmons, J
20050082347		structure and method of			A et al.
A1	20070111	making the same	0.77/500	0.55550.15) (
US	20050414	WIRING PROTECTION	257/529	257/E23.15	Motsiff, Willia
20050077593		ELEMENT FOR LASER			T. et al.
A1		DELETED TUNGSTEN FUSE			
US	20050331	METAL-INSULATOR-	257/751	257/762;	Coolbaugh,
20050067701	20030331	METAL CAPACITOR	2371731	257/E21.009;	Douglas D. et a
A1		AND METHOD OF		257/E21.003; 257/E21.021;	Douglas D. Ct ?
Al		FABRICATION		257/E21.521, 257/E21.584;	
		TABRICATION		438/627;	
				438/687	
				CIPG	
				20060101 A	
				H01L	
				H01L21/02 F	
				I R US M	
				20060101	,
				CIPC H01L	
				CIPP	
				H01L21/02	
				20060101	
				CIPG	
				20060101 A	
				H01L	
				H01L21/02 F	
				I R US M	

				20060101 CIPC H01L CIPP H01L21/02 20060101	
US 20050067673 A1	20050331	ADJUSTABLE SELF- ALIGNED AIR GAP DIELECTRIC FOR LOW CAPACITANCE WIRING	257/573	257/E23.144	Geffken, Robe M. et al.
US 20050051868 A1	20050310	Method of closing an antifuse	257/530	257/E23.147; 257/E23.148	Motsiff, Willia T. et al.
US 20050026397 A1	20050203	CRACK STOP FOR LOW K DIELECTRICS	438/465	438/460	Daubenspeck, Timothy H. et
US 20050006242 A1	20050113	Void-free damascene copper deposition process and means of monitoring thereof	205/81		Andricacos, Panayotis et al.
US 20040262764 A1	20041230	DUAL DAMASCENE INTERCONNECT STRUCTURES HAVING DIFFERENT MATERIALS FOR LINE AND VIA CONDUCTORS	257/758	257/E21.585	Gambino, Jeffi P. et al.
US 20040262256 A1	20041230	DETECTION OF HARDMASK REMOVAL USING A SELECTIVE ETCH	216/13	257/E21.252; 257/E21.527; 257/E21.576; 257/E21.582; 257/E21.583 CIPG 20060101 A H01L H01L21/02 F I R US M 20060101 CIPC H01L CIPP H01L21/02 20060101 CIPG 20060101 A H01L H01L21/311	Gambino, Jeffi P. et al.

	,	<u>,</u>			
				LIRUSM	
				20060101	
				CIPC H01L	
				CIPS	
				H01L21/311	
				20060101	
				CIPG	
				20060101 A	:
				H01L	
				H01L21/321	
				LNRUSM	
				20060101	
				CIPC H01L	
				CIPN;	
				H01L21/321	
				20060101	
				CIPG	
				20060101 A	
				1	
				H01L	
				H01L21/66 L	
				I R US M	
				20060101	
				CIPC H01L	
				CIPS	
				H01L21/66	
				20060101	
				CIPG	
				20060101 A	
				H01L	
				H01L21/66 L	
				I R US M	
				20060101	
				CIPC H01L	
				CIPS	
				H01L21/66	
				20060101	
US	20041209	FULL REMOVAL OF	257/758	257/E21.582;	Cooney, Edwa
20040245636		DUAL DAMASCENE		257/E23.167	III et al.
A1		METAL LEVEL			
US	20041104	Insulative cap for laser	257/202	257/E23.15;	Daubespeck,
20040217384		fusing		257/E23.179	Timothy H. et
A1					
US	20041021	Copper to aluminum	257/758	257/762;	Burrell, Lloyd
20040207092		interlayer interconnect		257/E21.582;	et al.
A1	<u> </u>	using stud and via liner		257/E21.584;	
				257/E23.145;	
				1 = 0 = = 0 . 1 . 10 ,	<u></u>

				T 	
				257/E23.16; 257/E23.161; 438/622	
US 20040178078 A1	20040916	Electroplated copper interconnection structure, process for making and electroplating bath	205/123	205/157; 205/182	Andricacos, Panayotis C. et
US 20040178077 A1	20040916	Electroplated copper interconnection structure, process for making and electroplating bath	205/123	205/291	Andricacos, Panayotis C. et
US 20040175851 A1	20040909	Wafer level system for producing burn-in/screen, and reliability evaluations to be performed on all chips simultaneously without any wafer contacting	438/17	438/14	Abadeer, Wada W. et al.
US 20040171201 A1	20040902	Low K-gate spacers by fluorine implantation	438/184	257/E21.248; 257/E29.152	Gambino, Jeffi P. et al.
US 20040150555 A1	20040805	Radar system using random RF noise	342/195	342/159	Walton, Eric K
US 20040142565 A1	20040722	Single and multilevel rework	438/689	257/E21.576; 257/E21.579; 257/E21.595; 257/E23.146; 257/E23.167	Cooney, Edwa C. III et al.
US 20040113860 A1	20040617	Radio transmission region in metallic panel	343/872		Walton, Eric K
US 20040107641 A1	20040610	Sidelobe controlled radio transmission region in metallic panel	49/50	428/544	Walton, Eric K al.
US 20040099632 A1	20040527	Thinning of fuse passivation after C4 formation	216/13	257/E23.15	Daubenspeck, Timothy H. et
US 20040092060 A1	20040513	FIN field effect transistor with self-aligned gate	438/157	257/66; 257/E21.415; 257/E21.442; 257/E29.137; 257/E29.275; 257/E29.283; 257/E29.299	Gambino, Jeffi P. et al.
US	20040401	Dual damascene	257/760		Barth, Edward

20040061235		interconnect structure			et al.
Al		using low stress			
		fluorosilicate insulator			
		with copper conductors			
US	20040325	Reduced splattering of	257/459	257/E23.15	Friese, Gerald
20040056322		unpassivated laser fuses		·	et al.
A1					
US	20031023	Layout for automotive	343/713		Walton, Eric K
20030197650		window antenna			al.
A1					
US	20030911	Triple damascene fuse	257/529	257/E23.149;	Daubenspeck,
20030168714				257/E23.167	Timothy H. et
A1					·
US	20030821	Laser alignment target and	356/401		Daubenspeck,
20030156289		method			Timothy H. et
A1					
US	20030731	Vehicle obstacle warning	342/70	342/194;	Walton, Eric K
20030142006		radar		342/27	al.
A1					
US	20030731	Stacked fill structures for	257/758	257/E23.167;	Dunham, Time
20030141598		support of dielectric layers		257/E23.194	G. et al.
Al					
US	20030626	Post-fuse blow corrosion	257/529	257/E21.579;	Daubenspeck,
20030116820		prevention structure for		257/E21.584;	Timothy H. et
A1		copper fuses		257/E21.585;	
				257/E23.15;	
				438/132	
US	20030522	STACKED FILL	257/758	257/E23.167;	Dunham, Time
20030094696		STRUCTURES FOR		257/E23.194	G. et al.
A1		SUPPORT OF			
***	20020415	DIELECTRIC LAYERS	0.57/500	0.55/200.145	2 6
US	20030417	Antifuse with electrostatic	257/530	257/E23.147;	Motsiff, Willia
20030071324		assist		257/E23.148	T. et al.
A1	2002022)	420/140	0.57/507.000	A 11 · T
US	20030327	Method of fabricating	438/149	257/E27.022;	Adkisson, Jam
20030059985		lateral diodes and bipolar		257/E27.112	W. et al.
A1	20020227	transistors	257/247	257/521 415	Combine Left
US	20030327	Fin field effect transistor	257/347	257/E21.415;	Gambino, Jeffi
20030057486		with self-aligned gate		257/E21.442;	P. et al.
A1				257/E29.137; 257/E29.275;	
				257/E29.273, 257/E29.283;	
				257/E29.283; 257/E29.299	
US	20020204	Mathad of forming a	257/296	257/E29.299 257/E21.009	Gambina Jaff
20030025139	20030206	Method of forming a metal-insulator-metal	23/1290	25 1/E21.009	Gambino, Jeffi P. et al.
A1		capacitor for dual			r. et al.
WI.	l	capacitor for dual	<u> </u>		<u> </u>

		damascene interconnect processing and the device so formed			
US 20030017650 A1	20030123	Semiconductor chip structures with embedded thermal conductors and a thermal sink disposed over opposing substrate surfaces	438/122	257/E23.105; 257/E23.144; 257/E23.167	Armbrust, Dou S. et al.
US 20030008526 A1	20030109	Method of forming variable oxide thicknesses across semiconductor chips	438/787	257/E21.285; 438/778; 438/785; 438/786	Gambino, Jeffi P. et al.
US 20020182837 A1	20021205	Antifuse for use with low kappa dielectric foam insulators	438/601	257/E23.148; 257/E23.167; 438/132; 438/215; 438/281; 438/333; 438/467	Daubenspeck, Timothy H. et
US 20020173711 A1	20021121	Non-contact instrument for measurement of internal optical pressure	600/398	600/401; 600/402	Walton, Eric K
US 20020140030 A1	20021003	SOI devices with integrated gettering structure	257/347	257/349; 257/350; 257/913; 257/E21.703; 257/E27.112	Mandelman, Ja A. et al.
US 20020132378 A1	20020919	Wafer level system for producing burn-in/screen, and reliability evaluations to be performed on all chips simultaneously without any wafer contacting	438/14	324/765	Abadeer, Wada W. et al.
US 20020127846 A1	20020912	Copper to aluminum interlayer interconnect using stud and via liner	438/627	257/E21.582; 257/E21.584; 257/E23.145; 257/E23.16; 257/E23.161; 438/629	Burrell, Lloyd et al.
US 20020117703 A1	20020829	Method of forming a metal-insulator-metal capacitor for dual damascene interconnect processing and the device	257/296	257/E21.009	Gambino, Jeffi P. et al.

		so formed			
US 20020111025 A1	20020815	Modified gate processing for optimized difinition of array and logic devices on same chip	438/689	257/E21.507; 257/E21.624; 257/E21.645; 257/E21.66	Weybright, Ma E. et al.
US 20020111012 A1	20020815	Partially-overlapped interconnect structure and method of making	438/625	257/E23.145; 257/E23.159; 438/634; 438/642	Colgan, Evan George et al.
US 20020096735 A1	20020725	Re-settable tristate programmable device	257/529	257/E23.15	Kimmel, Kurt et al.
US 20020076917 A1	20020620	DUAL DAMASCENE INTERCONNECT STRUCTURE USING LOW STRESS FLOUROSILICATE INSULATOR WITH COPPER CONDUCTORS	438/624		BARTH, EDWARD P e
US 20020064913 A1	20020530	Embedded dram on silicon-on-insulator substrate	438/241	257/301; 257/E21.652; 257/E21.703; 257/E27.112	Adkisson, Jam W. et al.
US 20020056910 A1	20020516	Copper pad structure	257/737	257/E23.021	Howell, Wayne et al.
US 20020037606 A1	20020328	Inductive fuse for semiconductor device	438/132	257/E23.149	Pricer, Wilbur et al.
US 20020028554 A1	20020307	Formulation of multiple gate oxides thicknesses without exposing gate oxide or silicon surface to photoresist	438/275	257/E21.625; 438/200	Bronner, Gary et al.
US 20020027532 A1	20020307	On-glass impedance matching antenna connector	343/906	343/702	Walton, Eric K
US 20020024132 A1	20020228	SEMICONDUCTOR DEVICE WITH INTERNAL HEAT DISSIPATION	257/706	257/707; 257/713; 257/720; 257/E23.105	MOTSIFF, WILLIAM T.
US 20020022315 A1	20020221	Self-aligned damascene interconnect	438/239	257/296; 257/E21.579; 257/E21.649; 257/E21.657	Bronner, Gary et al.
US	20020207	SEMICONDUCTOR	257/327	257/E21.507	OHIWA,

20020014657 A1		DEVICE WITH A THIN GATE STACK HAVING			TOKUHISA e
		A PLURALITY OF INSULATING LAYERS		_	:
US 20010054729 A1	20011227	Gate prespacers for high density, high performance drams	257/296	257/300; 257/904; 257/905; 257/E21.625; 257/E21.66; 438/230; 438/241; 438/299; 438/303	Divakaruni, Ramachandra
US 20010052644 A1	20011220	Copper pad structure	257/698	257/E23.021	Howell, Wayn et al.
US 20010050385 A1	20011213	Method for simultaneously forming a storage-capacitor electrode and interconnect	257/296	257/E21.656; 257/E21.66	Kotecki, David
US 20010038112 A1	20011108	Strap with intrinsically conductive barrier	257/301	257/298; 257/304; 257/311; 257/E21.653; 257/E29.346	Gambino, Jeff P. et al.
US 20010034084 A1	20011025	METHOD FOR MAKING A PEDESTAL FUSE	438/132	257/E23.15	Bouldin, Denr et al.
US 20010031516 A1	20011018	Pedestal fuse	438/132	257/529; 257/E23.15	Bouldin, Denr et al.
US 20010020724 A1		STRUCTURE AND METHOD FOR DUAL GATE OXIDATION FOR CMOS TECHNOLOGY	257/397	257/E21.546; 257/E21.625; 257/E21.628	BERRY, WA'S. et al.
US 20010014509 A1	20010816	Method and structure for a semiconductor fuse	438/381	257/E23.15	Daubenspeck, Timothy Harri et al.
US 20010014481 A1	20010816	DUAL TOX TRENCH DRAM STRUCTURES AND PROCESS USING V-GROOVE	438/1	257/E21.655; 257/E27.091; 257/E27.092	FURUKAWA TOSHIHARU al.
US 20010001212 A1	20010517	Flash memory structure using sidewall floating gate and method for forming the same	257/315	257/E21.209; 257/E21.422; 257/E27.103; 257/E29.129;	Gambino, Jeff P. et al.

·				257/E29.304; 438/201	
US 7015580 B2	20060321	Roughened bonding pad and bonding wire surfaces for low pressure wire bonding	257/739	257/784; 257/786	Fitzsimmons; J A. et al.
US 7015150 B2	20060321	Exposed pore sealing post patterning	438/765	438/622; 438/637; 438/638; 438/758; 438/770	Cooney, III; Edward C. et a
US 6991971 B2	20060131	Method for fabricating a triple damascene fuse	438/132	257/529; 438/215; 438/281; 438/333	Daubenspeck; Timothy H. et
US 6989105 B2	20060124	Detection of hardmask removal using a selective etch	216/67	213/13; 213/17; 213/18; 438/706; 438/723	Gambino; Jeffi P. et al.
US 6982227 B2	20060103	Single and multilevel rework	438/706	257/E21.576; 257/E21.579; 257/E21.595; 257/E23.146; 257/E23.167; 438/723	Cooney, III; Edward C. et a
US 6960519 B1	20051101	Interconnect structure improvements	438/617	438/652	Dalton; Timotl et al.
US 6958540 B2	20051025	Dual damascene interconnect structures having different materials for line and via conductors	257/750	257/758; 257/759; 257/760; 257/774; 257/E21.585	Gambino; Jeffi et al.
US 6946379 B2	20050920	Insulative cap for laser fusing	438/601	257/E23.15; 257/E23.179; 438/132; 438/540	Daubenspeck; Timothy H. et
US 6924210 B1	20050802	Chip dicing	438/460	438/458; 438/462	Daubenspeck; Timothy H. et
US 6922175 B2	20050726	Radio transmission region in metallic panel	343/713	343/767; 52/786.11	Walton; Eric K
US 6909296 B2	20050621	Wafer level system for producing burn-in/screen, and reliability evaluations to be performed on all chips simultaneously	324/750	324/765	Abadeer; Wad; W. et al.

		without any wafer contacting			
US 6876058 B1	20050405	Wiring protection element for laser deleted tungsten fuse	257/529	257/659; 257/E23.15; 438/132; 438/381	Motsiff; Willia T. et al.
US 6876028 20050405 B1	20050405	Metal-insulator-metal capacitor and method of fabrication	257/306	257/304; 257/305; 257/311; 257/751; 257/753; 257/E21.009; 257/E21.021; 257/E21.584 CIPG	Coolbaugh; Douglas D. et a
				20060101 A H01L H01L21/02 L I R US M 20060101 CICL H01L CIPS H01L21/02 20060101 CIPG	;
				20060101 A H01L H01L21/02 L I R US M 20060101 CICL H01L CIPS H01L21/02 20060101	
US 6872648 B2	20050329	Reduced splattering of unpassivated laser fuses	438/601	257/E23.15; 438/132	Friese; Gerald et al.
US 6864834 B2	20050308	Radar system using random RF noise	342/195	342/159	Walton; Eric K
US 6860081 B2	20050301	Sidelobe controlled radio transmission region in metallic panel	52/786.11	52/204.1; 52/786.12	Walton; Eric K al.
US 6844747 B2	20050118	Wafer level system for producing burn-in/screen, and reliability evaluations to be performed on all chips simultaneously	324/750	324/765	Abadeer; Wad W. et al.

		without any wafer			<u> </u>
		contacting			
US 6844609 B2	20050118	Antifuse with electrostatic assist	257/530	257/50; 257/528;	Motsiff; Willia T. et al.
D2		assist		257/528;	1. Ct al.
				257/E23.147;	
				257/E23.147; 257/E23.148;	
				438/131;	·
				438/467;	
				438/600;	
				438/660	
US 6838355	20050104	Damascene interconnect	438/409	438/411;	Stamper; Anth
B1	20030104	structures including	130/107	438/421;	K. et al.
Di		etchback for low-k		438/422;	ir. or an
		dielectric materials		438/424;	
		dictionic materials		438/427;	
				438/428;	
				438/432;	
	· ·			438/435;	
				438/619;	
				438/624;	
				438/637;	
	3			438/687	
US 6835973	20041228	Antifuse for use with low	257/209	257/211;	Daubenspeck;
B2		.kappa. dielectric foam		257/758;	Timothy H. et
		insulators		257/E23.148;	
				257/E23.167	
US 6833720	20041221	Electrical detection of	324/763	257/E23.002;	Daubenspeck;
B1		dicing damage		324/765	Timothy H. et
US 6827868	20041207	Thinning of fuse	216/17	216/67;	Daubenspeck;
B2		passivation after C4		216/72;	Timothy H. et
		formation		216/79;	
				257/E23.15;	
				438/281;	
				438/697;	
				438/720;	
770 604 7000	20041100		057/707	438/724	Destar
US 6815838 B2	20041109	Laser alignment target and method	257/797	257/752	Daubenspeck; Timothy H. et
US 6809372	20041026	Flash memory structure	257/315	257/316;	Gambino; Jeffi
B2	1	using sidewall floating		257/317;	P. et al.
		gate		257/E21.209;	
		_		257/E21.422;	
				257/E27.103;	
				257/E29.129;	
				257/E29.304	

US 6806826	20041019	Vehicle obstacle warning	342/194	342/70	Walton; Eric K
B2		radar			al.
US 6806578	20041019	Copper pad structure	257/762	257/737;	Howell; Wayn
B2				257/738;	et al.
				257/751;	
				257/752;	
				257/772;	
				257/774;	
				257/779;	
]			257/780;	:
				257/E23.021;	
	!			438/629;	
				438/672;	
				438/687	
US 6798066	20040928	Heat dissipation from IC	257/758	257/173;	Motsiff; Willia
B1	20040928	interconnects	2377736	257/355	T. et al.
US 6797610	20040020		429/627		
	20040928	Sublithographic patterning	438/637	257/E21.577;	Gambino; Jeffi
B1		using microtrenching		438/745	P. et al.
				CIPG	
				20060101 A	
				H01L	
				H01L21/02 L	
				I R US M	
				20060101	
				CICL H01L	
				CIPS	' -
				H01L21/02	
				20060101	
				CIPG	
				20060101 A	
				H01L	
				H01L21/4763	
				LIRUSM	
				20060101	:
				CICL H01L	
				CIPS	
				H01L21/4763	
				20060101	
US 6784516	20040831	Insulative can for locar	257/529	257/665;	Daubenspeck;
	20040831	Insulative cap for laser	2311329	1	
B1		fusing		257/797;	Timothy H. et
				257/E23.15;	:
TTO 655000	00010010		400/54	257/E23.179	4 1 . ~
US 6773952	20040810	Semiconductor chip	438/54	257/E23.105;	Armbrust; Dot
B2		structures with embedded		257/E23.144;	S. et al.
		thermal conductors and a		257/E23.167;	
		thermal sink disposed over		438/106;	

		opposing substrate surfaces		438/26	
US 6762108 B2	20040713	Method of forming a metal-insulator-metal capacitor for dual damascene interconnect processing and the device so formed	438/396	257/E21.009; 438/240; 438/253; 438/957	Gambino; Jeffi P. et al.
US 6746947 B2	20040608	Post-fuse blow corrosion prevention structure for copper fuses	438/601	257/E21.579; 257/E21.584; 257/E21.585; 257/E23.15; 438/132; 438/215; 438/281; 438/333; 438/687	Daubenspeck; Timothy H. et
US 6743710 B2	20040601	Stacked fill structures for support of dielectric layers	438/622	257/E23.167; 257/E23.194; 438/652; 438/653; 438/687	Dunham; Timo G. et al.
US 6734047 B1	20040511	Thinning of fuse passivation after C4 formation	438/132	438/215; 438/281; 438/601; 438/661; 438/662	Daubenspeck; Timothy H. et
US 6720213 B1	20040413	Low-K gate spacers by fluorine implantation	438/184	257/E21.248; 257/E29.152; 438/230; 438/303	Gambino; Jeffi P. et al.
US 6713838 B2	20040330	Inductive fuse for semiconductor device	257/529	257/E23.149	Pricer; Wilbur et al.
US 6693597 B2	20040217	Layout for automotive window antenna	343/713	343/704	Walton; Eric K al.
US 6689650 B2	20040210	Fin field effect transistor with self-aligned gate	438/157	257/302; 257/E21.415; 257/E21.442; 257/E29.137; 257/E29.275; 257/E29.283; 257/E29.299; 438/159; 438/163; 438/206; 438/242;	Gambino; Jeffi P. et al.

		-		438/279; 438/283	
US 6674168 B1	20040106	Single and multilevel rework	257/758	257/752; 257/759; 257/760; 257/762; 257/E21.576; 257/E21.579; 257/E21.595; 257/E23.146; 257/E23.167; 438/4	Cooney, III; Edward C. et a
US 6674134 B2	20040106	Structure and method for dual gate oxidation for CMOS technology	257/397	257/396; 257/510; 257/E21.546; 257/E21.625; 257/E21.628; 438/427	Berry; Wayne al.
US 6670255 B2	20031230	Method of fabricating lateral diodes and bipolar transistors	438/343	257/586; 257/587; 257/E27.022; 257/E27.112	Adkisson; Jam W. et al.
US 6667533 B2	20031223	Triple damascene fuse	257/529	257/296; 257/642; 257/643; 257/E23.149; 257/E23.167; 438/132; 438/215; 438/281; 438/333	Daubenspeck; Timothy H. et
US 6661106 B1	20031209	Alignment mark structure for laser fusing and method of use	257/797	257/665; 257/750; 257/774; 257/E23.15; 257/E23.179	Gilmour; Richa A. et al.
US 6614922 B1	20030902	Wire pattern test system	382/141	348/86	Walton; Eric K
US 6605534 B1	20030812	Selective deposition of a conductive material	438/674	257/E21.175; 257/E21.586; 438/638; 438/677; 438/678; 438/687; 438/799	Chung; Dean Sal.
US 6605526	20030812	Wirebond passivation pad	438/618	252/390;	Howell; Wayn

B1		connection using heated capillary		257/E21.508; 257/E21.519; 257/E21.582;	John et al.
				257/E23.02; 438/695; 438/734	
US 6595920 B2	20030722	Non-contact instrument for measurement of internal optical pressure	600/401	600/402	Walton; Eric K
US 6590259 B2	20030708	Semiconductor device of an embedded DRAM on SOI substrate	257/347	257/354; 257/67; 257/69; 257/E21.652; 257/E21.703; 257/E27.112	Adkisson; Jam W. et al.
US 6573538 B2	20030603	Semiconductor device with internal heat dissipation	257/127	257/707; 257/720; 257/722; 257/E23.105	Motsiff; Willia T. et al.
US 6559543 B1	20030506	Stacked fill structures for support of dielectric layers	257/758	257/E23.167; 257/E23.194; 438/622	Dunham; Time G. et al.
US 6548357 B2	20030415	Modified gate processing for optimized definition of array and logic devices on same chip	438/279	257/E21.507; 257/E21.624; 257/E21.645; 257/E21.66; 438/200; 438/241; 438/275	Weybright; Ma E. et al.
US 6538295 B1	20030325	Salicide device with borderless contact	257/412	257/384; 257/388; 257/413; 257/E21.438	Bronner; Gary et al.
US 6518670 B1	20030211	Electrically porous on-chip decoupling/shielding layer	257/752	257/750; 257/758; 257/763; 257/764; 257/774; 257/E21.507; 257/E23.144; 257/E23.153; 257/E27.047; 257/E27.048	Mandelman; Ja A. et al.
US 6518119 B2	20030211	Strap with intrinsically conductive barrier	438/243	257/E21.653; 257/E29.346; 438/386	Gambino; Jeffi P. et al.

US 6512292 B1	20030128	Semiconductor chip structures with embedded thermal conductors and a thermal sink disposed over opposing substrate surfaces	257/712	257/347; 257/E23.105; 257/E23.144; 257/E23.167	Armbrust; Dou S. et al.
US 6504210 B1	20030107	Fully encapsulated damascene gates for Gigabit DRAMs	257/344	257/408; 257/E21.198; 257/E21.434; 257/E29.157; 438/230; 438/284; 438/592; 438/596	Divakaruni; Ramachandra
US 6504203 B2	20030107	Method of forming a metal-insulator-metal capacitor for dual damascene interconnect processing and the device so formed	257/303	257/E21.009	Gambino; Jeffi P. et al.
US 6503798 B1	20030107	Low resistance strap for high density trench DRAMS	438/268	257/301; 257/305; 257/E21.653; 438/234; 438/243; 438/253	Divakaruni; Ramachandra (
US 6501131 B1	20021231	Transistors having independently adjustable parameters	257/344	257/345; 257/773; 257/E21.434; 257/E21.437; 257/E21.507; 257/E21.59; 257/E21.633; 438/289; 438/291	Divakaruni; Ra et al.
US 6498385 B1	20021224	Post-fuse blow corrosion prevention structure for copper fuses	257/529	257/536; 257/537; 257/758; 257/762; 257/E21.579; 257/E21.584; 257/E21.585; 257/E23.15	Daubenspeck; Timothy H. et
US 6498056 B1	20021224	Apparatus and method for antifuse with electrostatic	438/131	257/50; 257/529;	Motsiff; Willia T. et al.

•

	<u> </u>			0.57/520	
		assist		257/530;	
	1			257/E23.147;	
				257/E23.148;	
				438/467;	
				438/600	
US 6496053	20021217	Corrosion insensitive	327/525	257/173;	Daubenspeck;
B1		fusible link using		257/516;	Timothy et al.
		capacitance sensing for		257/529;	
		semiconductor devices		257/530;	
				257/532;	
				257/665;	
				257/910;	
				257/E21.008;	
				257/E23.15;	
				361/628;	
				361/630;	
				438/132;	
				438/215;	
				438/467	
110 (405420	20021217	Mathad for aummagaing	438/597	257/E21.279;	Gambino; Jeffi
US 6495439	20021217	Method for suppressing	430/39/	1	Peter et al.
B1		pattern distortion		257/E21.576;	reter et al.
		associated with BPSG		257/E23.167;	
		reflow and integrated		438/602;	
		circuit chip formed thereby		438/760;	
			100/100	438/763	D 111 D
US 6492207	20021210	Method for making a	438/132	257/E23.15	Bouldin; Denn
B2		pedestal fuse			et al.
US 6486505	20021126	Semiconductor contact and	257/306	257/309;	Rupp; Thomas
B1		method of forming the		257/768;	et al.
		same		257/E21.654	
US 6483468	20021119	On-glass impedance	343/713		Walton; Eric K
B2		matching antenna			
		connector			
US 6479368	20021112	Method of manufacturing	438/435	257/E21.546;	Mandelman; Ja
B1		a semiconductor device	,	438/424;	A. et al.
		having a shallow trench		438/443;	
		isolating region		438/444;	
				438/445	
US 6472230	20021029	Re-settable tristate	438/3	257/E23.15;	Kimmel; Kurt
B2	20021027	programmable device	150,5	438/131;	et al.
102		programmable device		438/132	
US 6471845	20021029	Method of controlling	205/81	137/93;	Dukovic; John
1	20021029	1	203/61	205/101	et al.
B1		chemical bath composition		203/101	ct ai.
		in a manufacturing			
710 (450600	00001001	environment	420/121	267/E22 149	Davida au au au a
US 6458630	20021001	Antifuse for use with low	438/131	257/E23.148;	Daubenspeck;

B1		k dielectric foam insulators		257/E23.167; 438/600; 438/610;	Timothy H. et
US 6455914 B2	20020924	Pedestal fuse	257/529	438/781 257/536; 257/537; 257/752; 257/762; 257/E23.15	Bouldin; Denn et al.
US 6448173 B1	20020910	Aluminum-based metallization exhibiting reduced electromigration and method therefor	438/627	257/E21.582; 257/E21.584; 257/E21.585; 257/E23.16; 438/688	Clevenger; Lawrence Alfreet al.
US 6440834 B2	20020827	Method and structure for a semiconductor fuse	438/601	257/529; 257/E23.15; 438/132; 438/600	Daubenspeck; Timothy Harri: et al.
US 6437748 B1	20020820	Tapered anechoic chamber	343/703	324/627; 342/1	Burnside; Walı D. et al.
US 6436749 B1	20020820	Method for forming mixed high voltage (HV/LV) transistors for CMOS devices using controlled gate depletion	438/199	257/E21.637; 257/E27.062; 438/261; 438/263	Tonti; William et al.
US 6429474 B1	20020806	Storage-capacitor electrode and interconnect	257/296	257/306; 257/758; 257/E21.657; 257/E21.66; 257/E23.142 CIPG 20060101 A H01L H01L21/02 L N R US M 20060101 CICL H01L CIPN H01L21/02 20060101 CIPG 20060101 A H01L H01L21/02 L N R US M 20060101 A	Gambino; Jeffi P. et al.

				<u>,</u>	
				CICL H01L CIPN H01L21/02 20060101 CIPG 20060101 A H01L H01L21/70 L I R US M 20060101 CICL H01L CIPS; H01L21/70 20060101	
				CIPG	
				20060101 A	•
				H01L	
				H01L21/8242 LIRUS M	
				20060101	
				CICL H01L	
				CIPS	
				H01L21/8242	
110 640 6557	20020720	0.10.11	257/750	20060101	Davihananala
US 6426557 B1	20020730	Self-aligned last-metal C4 interconnection layer for	257/750	257/760; 257/761;	Daubenspeck; Timothy et al.
BI		Cu technologies		257/774;	
		ou www.moregree		257/E23.02	
US 6426247	20020730	Low bitline capacitance	438/185	257/E21.658;	Divakaruni;
B1		structure and method of		438/740;	Ramachandra (
¥15 € 100 = 50	20020716	making same	0.57/500	438/761	TC: 1 TC .
US 6420772 B1	20020716		257/529	257/E23.15	Kimmel; Kurt et al.
US 6420749	20020716	programmable device Trench field shield in	257/301	257/308;	Divakaruni;
B1	20020710	trench isolation	257/501	257/510;	Ramachandra
				257/E21.538;	
				257/E21.549;	
				257/E21.59;	
				257/E21.627;	
				257/E21.628; 438/424;	,
			!	438/440	
US 6413870	20020702	Process of removing CMP	438/692	216/89;	Gambino; Jeffi
B1		scratches by BPSG reflow	!	257/E21.243;	P. et al.
		and integrated circuit chip		257/E21.244;	
	1	formed thereby		257/E21.271;	

				257/E21.576;	
				438/694;	,
				438/698;	
				438/760	
US 6409903	20020625	Multi-step	205/96	204/229.5;	Chung; Dean S
B1	20020025	potentiostatic/galvanostatic	200770	204/DIG.9;	al.
D1		plating control		205/105;	ai.
		planing control		1	
				205/157;	
TYG (100 100	20020611	26.110	100/070	205/291	XXX 1 1 1 2 3 6
US 6403423	20020611	Modified gate processing	438/279	257/E21.507;	Weybright; Ma
B1		for optimized definition of		257/E21.624;	E. et al.
		array and logic devices on		257/E21.645;	
		same chip		257/E21.66;	
				438/200;	
				438/241;	
				438/275	
US 6396151	20020528	Partially-overlapped	257/762	257/765;	Colgan; Evan
B1		interconnect structure and		257/771;	George et al.
		method of making		257/E23.145;	Ovorge vi un
		inctriod of making		257/E23.159	
US 6395594	20020528	Mathad for simultaneously	438/238	 	Votaski Davis
	20020528	Method for simultaneously	438/238	257/E21.656;	Kotecki; Davic
B2		forming a storage-		257/E21.66;	et al.
		capacitor electrode and		438/622	
		interconnect			
US 6380027	20020430	Dual tox trench dram	438/241	257/E21.655;	Furukawa;
B2		structures and process		257/E27.091;	Toshiharu et al
		using V-groove		257/E27.092;	
				438/271;	
				438/296;	1
				438/386	
US 6375159	20020423	High laser absorption	257/529	257/762;	Daubenspeck;
B2		copper fuse and method		257/764;	Timothy H. et
52		for making the same		257/E23.15	1 11110 1111 111 111
US 6369423	20020409	Semiconductor device with	257/327	257/332;	Ohiwa; Tokuhi
B2	20020407	a thin gate stack having a	2311321	257/338;	et al.
D2					et ai.
		plurality of insulating		257/369;	
		layers		257/635;	
				257/750;	1
				257/E21.507	
US 6350653	20020226	Embedded DRAM on	438/258	257/E21.652;	Adkisson; Jam
B1		silicon-on-insulator		257/E21.703;	W. et al.
		substrate		257/E27.112;	
				438/149;	
				438/266;	
				438/275;	
				438/279	
L	J.,		I	130,217	<u> </u>

US 6344389	20020205	Self-aligned damascene	438/244	257/E21.579;	Bronner; Gary
B1	Ì	interconnect		257/E21.649;	et al.
				257/E21.657;	
				438/239;	
				438/396;	
				438/397;	
				438/595	
				CIPG	
				20060101 A	
				H01L	
				H01L21/70 L	
				I R US M	
				20060101	
				CICL H01L	
				CIPS	
				H01L21/70	
				20060101	
				CIPG	
				20060101 A	
				H01L	:
				H01L21/8242	
				L I R US M	
				20060101	
				CICL H01L	
	:			CIPS	
				H01L21/8242	
	•			20060101	:
				CIPG	
				20060101 A	
				H01L	
				H01L27/108	
				LNRUSM	
				20060101	
				CICL H01L	
				CIPN;	
				H01L27/108	
				20060101	
				CIPG	
				20060101 A	
		,		H01L	
				H01L27/108	
	1			LNRUSM	
				20060101	
				CICL H01L	
				CIPN	
				H01L27/108	

				20060101	
US 6344383 B1	20020205	Structure and method for dual gate oxidation for CMOS technology	438/221	257/E21.546; 257/E21.625; 257/E21.628; 438/218; 438/275; 438/279; 438/424	Berry; Wayne al.
US 6340630 B1	20020122	Method for making interconnect for low temperature chip attachment	438/613	257/E21.511; 438/612; 438/614; 438/616	Berger; Daniel George et al.
US 6339001 B1	20020115	Formulation of multiple gate oxides thicknesses without exposing gate oxide or silicon surface to photoresist	438/275	257/E21.625; 438/287; 438/981	Bronner; Garỳ et al.
US 6335229 B1	20020101	Inductive fuse for semiconductor device	438/132	257/529; 257/E23.149	Pricer; Wilbur et al.
US 6326260 B1	20011204	Gate prespacers for high density, high performance DRAMs	438/241	257/E21.625; 257/E21.66; 438/592; 438/595; 438/700	Divakaruni; Ramachandra (
US 6320558 B1	20011120	On-glass impedance matching antenna connector	343/906	343/860; 343/904	Walton; Eric K
US 6274467 B1	20010814	Dual work function gate conductors with self-aligned insulating cap	438/563	257/E21.197; 257/E21.199; 257/E21.316; 257/E21.637; 438/301	Gambino; Jeffi P. et al.
US 6270646 B1	20010807	Electroplating apparatus and method using a compressible contact	205/93	204/224R; 205/117; 205/118; 205/123; 205/157; 205/98	Walton; Erick Gregory et al.
US 6261950 B1	20010717	Self-aligned metal caps for interlevel metal connections	438/641	257/E21.591; 257/E23.145; 438/626; 438/633; 438/660; 438/661; 438/674; 438/681;	Tobben; Dirk e

				438/685; 438/688	
US 6261914 B1	20010717	Process for improving local uniformity of chemical mechanical polishing using a selfaligned polish rate enhancement layer	438/359	257/E21.244; 257/E21.548; 438/360	Divakaruni; Ramachandra (
US 6261873 B1	20010717	Pedestal fuse	438/132	257/E23.15; 438/215; 438/281; 438/333	Bouldin; Denn et al.
US 6259129 B1	20010710	Strap with intrinsically conductive barrier	257/304	257/301; 257/302; 257/303; 257/305; 257/306; 257/E21.653; 257/E29.346	Gambino; Jeffi P. et al.
US 6258689 B1	20010710	Low resistance fill for deep trench capacitor	438/386	257/301; 257/304; 257/516; 257/61; 257/E21.396; 257/E21.651; 438/243; 438/246; 438/362	Bronner; Gary et al.
US 6252271 B1	20010626	using sidewall floating gate and method for forming the same	257/315	257/316; 257/317; 257/E21.209; 257/E21.422; 257/E27.103; 257/E29.129; 257/E29.304	Gambino; Jeffi P. et al.
US 6249038 B1	20010619	Method and structure for a semiconductor fuse	257/529	257/209; 257/E23.15	Daubenspeck; Timothy Harris et al.
US 6236077 B1	20010522	Trench electrode with intermediate conductive barrier layer	257/301	257/305; 257/E21.396; 257/E21.653; 257/E29.346	Gambino; Jeffi P. et al.
US 6232222 B1	20010515	Method of eliminating a critical mask using a blockout mask and a resulting semiconductor	438/637	257/E21.257; 257/E21.507; 438/258; 438/671	Armacost; Mic et al.

<u> </u>		structure			
US 6222219 B1	20010424	Crown capacitor using a tapered etch of a damascene lower electrode	257/306	257/303; 257/E21.648	Gambino; Jeff P. et al.
US 6210995 B1	20010403	Method for manufacturing fusible links in a semiconductor device	438/132	257/E23.149	Brintzinger; A C. et al.
US 6208008 B1	20010327	Integrated circuits having reduced stress in metallization	257/510	257/513; 257/E21.576; 257/E21.578; 257/E21.589	Arndt; Kennet et al.
US 6204532 B1	20010320	Pillar transistor incorporating a body contact	257/329	257/330; 257/332; 257/347; 257/E21.41; 257/E29.262; 257/E29.274	Gambino; Jeff Peter et al.
US 6201272 B1	20010313	Method for simultaneously forming a storage-capacitor electrode and interconnect	257/296	257/750; 257/E21.656; 257/E21.66	Kotecki; David et al.
US 6200834 B1	20010313	Process for fabricating two different gate dielectric thicknesses using a polysilicon mask and chemical mechanical polishing (CMP) planarization	438/142	257/E21.622; 257/E21.623; 257/E21.625; 438/303; 438/305	Bronner; Gary et al.□
US 6194755 B1	20010227	Low-resistance salicide fill for trench capacitors	257/301	257/E21.651; 438/243; 438/386	Gambino; Jeff P. et al.
US 6177348 B1	20010123	Low temperature via fill using liquid phase transport	438/677	257/E21.588; 438/660; 438/926	Gambino; Jeff P. et al.
US 6174762 B1	20010116	Salicide device with borderless contact	438/230	257/413; 257/E21.438; 438/592; 438/595	Bronner; Gary et al.
US 6174756 B1	20010116	Spacers to block deep junction implants and silicide formation in integrated circuits	438/163	257/E21.619; 257/E21.646; 438/184; 438/514	Gambino; Jeff P. et al.
US 6166423 A	20001226	Integrated circuit having a via and a capacitor	257/532	257/535; 257/E21.009; 257/E21.011; 257/E21.579;	Gambino; Jeff P. et al.

257/E21.647; 257/E27.048 **CIPG** 20060101 A H01L H01L21/02 L IR US M 20060101 CICL H01L **CIPS** H01L21/02 20060101 **CIPG** 20060101 A H01L H01L21/02 L IR US M 20060101 CICL H01L **CIPS** H01L21/02 20060101 **CIPG** 20060101 A H01L H01L21/70 L IR US M 20060101 CICL H01L CIPS; H01L21/70 20060101 **CIPG** 20060101 A H01L H01L21/768 LNRUSM 20060101 CICL H01L **CIPN** H01L21/768 20060101 **CIPG** 20060101 A H01L H01L21/8242

				LIRUSM	
				20060101	
				CICL H01L	
				CIPS	·
				H01L21/8242	
				20060101	
				CIPG	
				20060101 A	
				H01L	
				H01L27/08 L	
				IR US M	•
				20060101	
				CICL; H01L	
				CIPS	
				H01L27/08	
				20060101	
				CIPG	
				20060101 A	
				H01L	
				H01L27/08 L	
				I R US M	
				20060101	
				CICL H01L	
				CIPS	
				H01L27/08	
				20060101	
US 6165896	20001226	Self-aligned formation and	438/636	257/E21.577;	Schnabel; Rair
A	20001220	method for	430/030	438/514;	F. et al.
A		l .		1	r. et al.
		semiconductors		438/526;	
				438/586;	
				438/593;	
				438/595	
US 6150212	20001121	Shallow trench isolation	438/244	257/E21.549;	Divakaruni;
A		method utilizing		438/400;	Ramachandra (
		combination of spacer and		438/427	
		fill			
US 6136686	20001024	Fabrication of	438/624	257/E21.507;	Gambino; Jeffi
A		interconnects with two		257/E21.579;	P. et al.
		different thicknesses		438/638;	
				438/668;	
	1			438/783	
US 6136655	20001024	Method of making low	438/289	257/E21.415;	Assaderaghi;
A 0130033	20001024	voltage active body	130/207	257/E21.413, 257/E21.654;	Fariborz et al.
^		semiconductor device		257/E21.034, 257/E21.703;	aniouz et al.
		Semiconductor device		•	
				257/E29.281;	:
	1		<u></u>	438/592;	<u></u>

•

				438/596	
US 6127735	20001003	Interconnect for low	257/778	257/737;	Berger; Daniel
A		temperature chip		257/779;	George et al.
		attachment		257/E21.511	
US 6124199	20000926	Method for simultaneously	438/622	257/239;	Gambino; Jeffi
A		forming a storage-	CIPG	257/396;	P. et al.
		capacitor electrode and	20060101 A	257/E21.657;	
		interconnect	H01L	257/E21.66;	
			H01L21/02 L	257/E23.142;	
			N R US M	438/239;	
			20060101	438/241;	
			CICL H01L	438/253;	
			CIPN	438/396;	
			H01L21/02	438/399	
			20060101		
			CIPG		
			20060101 A		
			H01L		
			H01L21/02 L		
			N R US M		
			20060101		:
			CICL H01L		
			CIPN		
			H01L21/02		
			20060101		
]		CIPG		
			20060101 A		
			H01L		
			H01L21/70 L		:
			I R US M		
			20060101		
			CICL H01L	•	
			CIPS		
			H01L21/70		
			20060101 CIPG		
			20060101 A		
			H01L		
			H01L21/8242		
			LIRUS M		
			20060101		
			CICL H01L		
			CIPS		
			H01L21/8242		
			20060101		
US 6114248	20000905	Process to reduce localized	438/692	257/E21.304;	Gambino; Jeffi
US 6114248	1 20000905	Process to reduce localized	438/692	25 //E21.304;	L Gambino; Jeffi

A		polish stop erosion		438/693	P. et al.
US 6110832 A	20000829	Method and apparatus for slurry polishing	438/692	156/345.12; 216/88; 216/89; 438/693; 438/745	Morgan, III; Clifford O. et a
US 6097345 A	20000801	Dual band antenna for vehicles	343/769	343/700MS; 343/711; 343/713	Walton; Eric K
US 6096664 A	20000801	Method of manufacturing semiconductor structures including a pair of MOSFETs	438/275	257/390; 257/E21.625; 438/279; 438/296	Rupp; Thomas et al.
US 6093630 A	20000725	Semi-conductor personalization structure and method	438/612	228/180.21; 228/180.22; 257/E23.021; 257/E23.146; 438/613	Geffken; Robe Michael et al.
US 6090671 A	20000718	Reduction of gate-induced drain leakage in semiconductor devices	438/291	257/E21.194; 257/E21.324; 257/E21.433; 438/530; 438/910	Balasubramany Karanam et al.
US 6084276 A	20000704	Threshold voltage tailoring of corner of MOSFET device	257/397	257/394; 257/404; 257/513; 257/519; 257/E21.548; 257/E21.551; 257/E21.618; 438/296; 438/424; 438/430; 438/433	Gambino; Jeffi Peter et al.
US 6081021 A	20000627	Conductor-insulator- conductor structure	257/530	257/209; 257/529; 257/E21.008; 257/E21.011; 257/E21.582	Gambino; Jeffi P. et al.
US 6060746 A	20000509	Power transistor having vertical FETs and method for making same	257/331	257/334; 257/401; 257/E21.41; 257/E21.419; 257/E29.131; 257/E29.26; 257/E29.262	Bertin; Claude et al.

US 6054339 A	20000425	Fusible links formed on interconnects which are at least twice as long as they are deep	438/132	257/E23.15; 438/601; 438/618	Gilmour; Rich A. et al.
US 6037648 A	20000314	Semiconductor structure including a conductive fuse and process for fabrication thereof	257/529	257/E21.589; 257/E23.149	Arndt; Kennetl et al.
US 6028004 A	20000222	Process for controlling the height of a stud intersecting an interconnect	438/657	257/E21.582; 257/E21.589; 438/618; 438/631; 438/633; 438/652; 438/666; 438/669; 438/672; 438/700	Bronner; Gary et al.
US 6025226 A	20000215	Method of forming a capacitor and a capacitor formed using the method	438/244	257/E21.009; 257/E21.011; 257/E21.579; 257/E21.647; 257/E27.048; 438/600; 438/633 CIPG 20060101 A H01L H01L21/02 L I R US M 20060101 CICL H01L CIPS H01L21/02 20060101 CIPG 20060101 A H01L H01L21/02 L I R US M 20060101 CIPS H01L21/02 L I R US M 20060101 CIPS H01L21/02 L I R US M 20060101 A	Gambino; Jeffi P. et al.

			
			CIPG
			20060101 A
			H01L
			H01L21/70 L
			I R US M
			20060101
			CICL H01L
			CIPS
			H01L21/70;
			20060101
			CIPG
			20060101 A
			H01L
			H01L21/768
			LNRUSM
			20060101
			CICL H01L
			CIPN
			H01L21/768
			20060101
			CIPG
			20060101 A
			H01L
			H01L21/8242
]			LIRUSM
			20060101
			CICL H01L
			CIPS
			H01L21/8242
	*		20060101
			CIPG
			20060101 A
			H01L
			H01L27/08 L
			I R US M
			20060101
			CICL H01L
			CIPS;
			H01L27/08
			20060101
			CIPG
			20060101 A
			H01L
			H01L27/08 L
			I R US M
			20060101
	<u> </u>	L	1

			Ι	GIGT TIOAT	
				CICL H01L	
				CIPS	
				H01L27/08	
				20060101	:
US 6020239	20000201	Pillar transistor	438/269	257/E21.41;	Gambino; Jeffi
A		incorporating a body		257/E29.262;	Peter et al.
		contact		257/E29.274;	
				438/192;	
				438/268;	
				438/416;	
				· ·	
TTG 604 #004	20000110	1 7 11 00	0.57/0.06	438/621	
US 6015991	20000118	Asymmetrical field effect	257/336	257/344;	Wheeler; Dona
A		transistor		257/401;	C. et al.
				257/408;	
				257/654;	
				257/E21.314;	
				257/E21.346;	
				257/E21.427;	
				257/E21.444;	
				257/E29.135;	:
				257/E29.168 257/E29.268	
TIC (01/210	20000111	High distance Tio and 2	261/211	 	D
US 6014310	20000111	High dielectric TiO.sub.2 -	361/311	257/E21.268;	Bronner; Gary
Α		SiN composite films for		361/321.5;	Bela et al.
		memory applications		361/322;	
				427/79;	
				427/81	
US 6013583	20000111	Low temperature BPSG	438/783	257/E21.243;	Ajmera; Atul (
A		deposition process		257/E21.275;	al.
				438/787;	
				438/790	
US 6004837	19991221	Dual-gate SOI transistor	438/157	257/E29.275;	Gambino; Jeffi
A				438/159	P. et al.
US 5998847	19991207	Low voltage active body	257/401	257/217;	Assaderaghi;
A	17771207	semiconductor device	2577401	257/392;	Fariborz et al.
Λ		semiconductor device		257/403;	Tarroorz et ar.
				1	
				257/900;	
				257/E21.415;	
				257/E21.654;	
				257/E21.703;	
				257/E29.281	
US 5997392	19991207	Slurry injection technique	451/446	451/287	Chamberlin;
Α		for chemical-mechanical			Timothy S. et a
		polishing			
US 5994215	19991130	Method for suppression	438/624	257/760;	Gambino; Jeffi
A		pattern distortion		257/E21.576;	Peter et al.
		associated with BPSG		438/760	
	<u> </u>	associated with DI 50	L	130/700	<u></u>

-		reflow			
US 5994202 A	19991130	Threshold voltage tailoring of the corner of a MOSFET device	438/433	257/354; 257/374; 257/386; 257/E21.548; 257/E21.551; 257/E21.618; 438/296; 438/424; 438/430	Gambino; Jeff Peter et al.
US 5973385 A	19991026	Method for suppressing pattern distortion associated with BPSG reflow and integrated circuit chip formed thereby	257/644	257/650; 257/760; 257/E21.279; 257/E21.576; 257/E23.167; 428/210	Gambino; Jeffi Peter et al.
US 5960318 A	19990928	Borderless contact etch process with sidewall spacer and selective isotropic etch process	438/637	257/E21.577; 438/639; 438/695	Peschke; Mattl L. et al.
US 5960315 A	19990928	Tapered via using sidewall spacer reflow	438/632	257/E21.578; 438/648; 438/688; 438/696; 438/908	Gambino; Jeffi P. et al.
US 5939335 A	19990817	Method for reducing stress in the metallization of an integrated circuit	438/696	257/E21.311; 257/E21.576; 257/E21.578; 257/E21.589; 438/700; 438/710; 438/714	Arndt; Kennet et al.
US 5937289 A	19990810	Providing dual work function doping	438/233	257/E21.197; 257/E21.623; 438/231; 438/525; 438/556; 438/563	Bronner; Gary Bela et al.
US 5923991 A	19990713	Methods to prevent divot formation in shallow trench isolation areas	438/424	257/E21.546; 438/696; 438/697	Bronner; Gary Bela et al.
US 5915183 A	19990622	Raised source/drain using recess etch of polysilicon	438/300	257/E21.206; 257/E21.304; 257/E21.434; 257/E21.59; 257/E29.122;	Gambino; Jeff P. et al.

-

				438/649; 438/683	
US 5897336 A	19990427	Direct chip attach for low alpha emission interconnect system	438/108	257/E21.514; 257/E23.115; 438/613	Brouillette; Gu Paul et al.
US 5885899 A	19990323	Method of chemically mechanically polishing an electronic component using a non-selective ammonium hydroxide slurry	438/693	252/79.1; 257/E21.304; 438/697	Armacost; Mic David et al.
US 5883435 A	19990316	Personalization structure for semiconductor devices	257/758	257/734; 257/737; 257/779; 257/780; 257/E23.021; 257/E23.146	Geffken; Robe Michael et al.
US 5882992 A	19990316	Method for fabricating Tungsten local interconnections in high density CMOS circuits	438/582	257/360; 257/E21.59; 438/647; 438/648	Kobeda; Edwa al.
US 5879985 A	19990309	Crown capacitor using a tapered etch of a damascene lower electrode	438/253	257/E21.648; 438/240; 438/396	Gambino; Jeffi P. et al.
US 5877589 A	19990302	Gas discharge devices including matrix materials with ionizable gas filled sealed cavities	313/582	313/234; 313/584; 313/586; 313/607; 445/24; 445/25	Morgan; Cliffc O. et al.
US 5876788 A	19990302	High dielectric TiO.sub.2 - SiN composite films for memory applications	427/81	216/6; 257/E21.268; 427/248.1; 427/255.7; 427/397.7; 427/79; 438/240	Bronner; Gary Bela et al.
US 5876266 A	19990302	Polishing pad with controlled release of desired microencapsulated polishing agents	451/36	216/88; 252/79.1; 438/692	Miller; Matthe Kilpatrick et al
US 5795826 A	19980818	Method of chemically mechanically polishing an electronic component	438/692	216/89; 257/E21.304; 257/E21.583	Gambino; Jeffi Peter et al.
US 5795819	19980818	Integrated pad and fuse	438/618	257/E23.15;	Motsiff; Willia

A		structure for planar copper		438/622;	Thomas et al.
		metallurgy		438/623;	
				438/626;	
				438/627;	
				438/642;	
				438/687;	
				438/688	
US 5792703	19980811	Self-aligned contact wiring	438/620	257/E21.507;	Bronner; Gary
A		process for SI devices		438/624;	et al.
		•		438/637;	
				438/639	
US 5781160	19980714	Independently fed AM/FM	343/713	343/704	Walton; Eric K
A		heated window antenna			
US 5766971	19980616	Oxide strip that improves	438/296	148/DIG.50;	Ahlgren; David
A		planarity		216/39;	et al.
		F		216/58;	
				257/E21.252;	
				257/E21.546;	
				438/424;	
				438/437;	
				438/699	
US 5760674	19980602	Fusible links with	337/297	257/529;	Gilmour; Richa
A	19980002	improved interconnect	3311271	257/E23.15;	A. et al.
A		structure		337/152;	71. 01 al.
		Structure		337/132,	
				337/295,	·
US 5759867	19980602	Method of making a	438/639	257/E21.162;	Armacost; Mic
	19980002	. •	436/039	257/E21.102, 257/E21.477;	D. et al.
A		disposable corner etch		257/E21.575;	D. et al.
		stop-spacer for borderless	-	,	
		contacts		438/702;	
				438/740;	
****	10000001		0.57/500	438/970	N. 4 . 1 . CC . NV . 111
US 5731624	19980324	Integrated pad and fuse	257/529	257/762;	Motsiff; Willia
A		structure for planar copper		257/763;	Thomas et al.
		metallurgy		257/764;	
				257/766;	
				257/774;	
				257/E23.15	
US 5723898	19980303	Array protection devices	257/529	257/209;	Gilmour; Rich
A		and method		257/665;	Alfred et al.
				257/758	
US 5719070	19980217	Metallization composite	438/614	257/E21.508;	Cook; Herbert
Α		having nickel		257/E29.146;	et al.
		intermediate/interface		438/654;	
				438/656	
	19970422	High density selective	438/702	216/39;	Armacost; Mic

Α		SiO aub 2 -Si 1 2		257/E21 25.	D et al
Α		SiO.sub.2 :Si.sub.3		257/E21.25;	D. et al.
		N.sub.4 etching using a		438/970	
		stoichiometrically altered			
 		nitride etch stop			
US 5573633	19961112	Method of chemically	438/533	216/38;	Gambino; Jeffi
A		mechanically polishing an		216/88;	P. et al.
		electronic component		257/E21.304;	
		-		257/E21.58;	
				438/629;	
				438/633;	
				438/692	
US 5523253	19960604	Array protection devices	438/601		Gilmour; Rich:
A		and fabrication method			A. et al.
US 5457345	19951010	Metallization composite	257/766	257/761;	Cook; Herbert
A	13301010	having nickle		257/762;	et al.
2.1		intermediate/interface		257/763;	
	İ	micrimodiate/micriaec		257/764;	
				257/765;	
				257/767;	
				257/768;	
			·	257/E21.508;	
				257/E21.308, 257/E23.021;	
				257/E23.021, 257/E29.146	1
110 5447500	10050005	G-16 -1: 1	216/17		I i. Iian at al
US 5447599	19950905	Self-aligned process for	216/17	148/217;	Li; Jian et al.
A		capping copper lines		216/51;	
				216/62;	·
				216/78;	
				257/E21.582;	
				257/E21.584;	
				257/E21.591;	
				438/643;	
				438/648;	
				438/660	
US 5420455	19950530	Array fuse damage	257/529	257/209;	Gilmour; Rich
A		protection devices and		257/665;	A. et al.
•		fabrication method		257/758;	
				365/225.7	
US 5383088	19950117	Storage capacitor with a	361/305	257/306;	Chapple-Sokol
A		conducting oxide electrode		257/310;	Jonathan D. et
		for metal-oxide dielectrics		257/E21.008;	
				257/E21.648;	
				361/311;	
				361/322;	
			}	427/126.3;	
				427/79	
US 5355144	19941011	Transparent window	343/713	343/767;	Walton; Eric K
	177771011	Transparent window	1 0 10, 1 10	1 5 ,5, , 5 ,	1

A		antenna		343/769	al.
US 5338702	19940816	Method for fabricating	438/620	257/E21.256;	Kobeda; Edwa
A		tungsten local		257/E21.311;	al.
		interconnections in high		257/E21.59;	
		density CMOS		438/648;	:
				438/669;	
				438/720;	
				438/740;	
				438/970	
US 5310602	19940510	Self-aligned process for	428/432	257/E21.584;	Li; Jian et al.
A		capping copper lines		257/E21.591;	
				428/209;	
				428/75;	·
				428/76	
US 5298784	19940329	Electrically programmable	257/529	257/530;	Gambino; Jeffi
A		antifuse using metal		257/751;	P. et al.
		penetration of a junction		257/768;	
		Point and of a justice of		257/771;	
				257/E23.147;	
				257/E23.149	
US 5286572	19940215	Planarizing ladder-type	428/447	257/40;	Clodgo; Donna
A	155 (0215	silsequioxane polymer	120/11/	257/E21.26;	et al.
A		insulation layer		257/E21.261;	Ct al.
		inistraction rayer		257/E23.119;	
				428/429;	
				428/448;	
				528/10;	
				528/38;	
				528/43	:
US 5266504	19931130	Low temperature emitter	438/364	117/8;	Blouse; Jeffrey
A	19931130	process for high	436/304	148/DIG.1;	et al.
A				148/DIG.124;	ct al.
		performance bipolar devices		257/E21.131;	
		devices		257/E21.131, 257/E21.133;	
				257/E21.133, 257/E21.371;	
				1	
	1			257/E21.379; 438/365	
110 5056507	10021026	G 16 1' - 1 - 1 - 1' - 1	420/625	 	Cline Ieff
US 5256597	19931026	Self-aligned conducting	438/625	257/E21.309;	Gambino; Jeffi
Α		etch stop for interconnect		257/E21.311;	P.
		patterning		257/E21.582;	
				438/642;	
				438/652;	
				438/658;	
				438/669;	
				438/740;	
	1	L		438/742;	<u> </u>

				438/945;	
				438/970	
US 5251806	19931012	Method of forming dual	228/180.22	228/254;	Agarwala;
A		height solder		257/E21.511;	Birendra N. et
		interconnections		257/E23.021;	
				427/265;	
				427/97.3;	:
				438/127;	
				438/652	
US 5154514	19921013	On-chip temperature	374/178	257/43;	Gambino; Jeffi
A		sensor utilizing a Schottky		257/467;	P. et al.
		barrier diode structure		257/473	
US 5134460	19920728	Aluminum bump,	257/737	257/733;	Brady; Michae
A	13320720	reworkable bump, and		257/771;	et al.
• •		titanium nitride structure		257/915;	,
		for tab bonding		257/E21.516;	
		Tor the bonding		257/E23.021	
US 5130779	19920714	Solder mass having	257/772	257/737;	Agarwala;
A	19920714	conductive encapsulating	2311112	257/762;	Birendra N. et
A		arrangement		257/763;	Direilara 14. et
		arrangement		257/E21.511;	
				257/E21.511, 257/E23.021	
US 4981530	19910101	Dlanarizing ladder type	438/780	148/33.3;	Clodgo; Donna
	19910101	Planarizing ladder-type	430//00		et al.
A		silsesquioxane polymer		257/E21.26;	et al.
		insulation layer		257/E21.261;	
TIC 4040202	10000620	G1	220/122 1	257/E23.119	C1 D:
US 4840302	19890620	Chromium-titanium alloy	228/123.1	228/254;	Gardner; David
A				228/262.51;	et al.
				257/751;	
				257/764;	
				257/766;	
				257/774;	
				257/E21.508;	
				257/E23.02;	
				428/610;	
				428/620;	
				428/628	
US 4723978	19880209	Method for a plasma-	216/55	216/62;	Clodgo; Donna
A		treated polysiloxane		216/67;	et al.
		coating		216/80;	
		-		257/E21.26;	
				427/491;	
				438/781;	
				438/970;	
				65/31; 65/901	
US 4606998	19860819	Barrierless high-	430/312	257/E21.024;	Clodgo; Donna

A		temperature lift-off process		257/E21.025;	et al.
				257/E21.255;	
				257/E21.587;	
				430/313;	1
				430/314;	
				430/315;	
				430/316;	
				430/317;	:
				430/323;	
				430/324;	
				430/326;	
				430/327;	
				430/328;	
				430/329;	
				430/330;	
				438/670;	:
				438/951	
US 4590258	19860520	Polyamic acid copolymer	528/189	257/E21.259;	Linde; Harold
A		system for improved		257/E23.119;	et al.
	:	semiconductor		528/188	
		manufacturing			
US 4527445	19850709	Automatic control system	74/625	251/129.03;	Walton; Eric K
A		having manual control		74/89.22	
		engagable at will			
US 4438662	19840327	Automatic control system	74/625	137/85;	Walton; Eric K
A	1	having manual control		310/80;	al.
		engageable at will		74/89.37	
US 3968243	19760706	Substituted guanidine	514/634		Maxwell; Robo
A		compounds in the treating			Arthur et al.
		of arrythmias	1		
US 3949089	19760406	Substituted guanidine	514/634		Maxwell; Robo
Α		compounds as			Arthur et al.
		antifibrillatory agents			